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Abstract
The trend towards highly parallel multi-processing is ubiquitous in all modern computer architectures, ranging from handheld
devices to large-scale HPC systems; yet many applications are struggling to fully utilise the multiple levels of parallelism exposed
in modern high-performance platforms. In order to realise the full potential of recent hardware advances, a mixed-mode between
shared-memory programming techniques and inter-node message passing can be adopted which provides high-levels of parallelism
with minimal overheads. For scientific applications this entails that not only the simulation code itself, but the whole software stack
needs to evolve.
In this paper, we evaluate the mixed-mode performance of PETSc, a widely used scientific library for the scalable solution
of partial differential equations. We describe the addition of OpenMP threaded functionality to the library, focusing on sparse
matrix-vector multiplication. We highlight key challenges in achieving good parallel performance, such as explicit communication
overlap using task-based parallelism, and show how to further improve performance by explicitly load balancing threads within
MPI processes.
Using a set of matrices extracted from Fluidity, a CFD application code which uses the library as its linear solver engine, we
then benchmark the parallel performance of mixed-mode PETSc across multiple nodes on several modern HPC architectures. We
evaluate the parallel scalability on Uniform Memory Access (UMA) systems, such as the Fujitsu PRIMEHPC FX10 and IBM
BlueGene/Q, as well as a Non-Uniform Memory Access (NUMA) Cray XE6 platform. A detailed comparison is performed which
highlights the characteristics of each particular architecture, before demonstrating efficient strong scalability of sparse matrix-vector
multiplication with significant speedups over the pure-MPI mode.
Keywords: PETSc, hybrid MPI/OpenMP, strong scaling, task-based parallelism, hierarchical load balancing, sparse matrix-vector
multiply
1. Introduction
Recent development in High Performance Computing (HPC)
architectures has been driven by a clear trend towards greater
numbers of lower power cores and a decreasing memory to
core ratio. Numerical algorithms and scientific software have to
adapt to these changes to efficiently utilise the available mem-
ory and network bandwidth. Hybrid programming techniques,
where shared memory programming is combined with inter-
node message passing, can be used to exploit the multiple lev-
els of parallelism inherent in modern architectures in order to
achieve sustainable scalability on massively parallel systems.
In this paper we describe the addition of OpenMP thread
parallelism to the Portable Extensible Toolkit for Scientific Com-
putation (PETSc) [1, 2]. PETSc is a widely used library for the
scalable solution of partial differential equations and is often
used as a key component of large scientific applications.
Sparse matrix-vector multiplication (SpMV) is by far the
most computationally expensive component of sparse iterative
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linear solvers [3]. Therefore we focus on optimising SpMV
within PETSc using hybrid programming techniques and eval-
uate strong scaling performance on large numbers of compute
nodes. We demonstrate that using task-based parallelism to
hide communication latency can provide significant speedups
over naive OpenMP parallelisation. Further, explicit thread-
level load balancing can be used to gain an additional perfor-
mance increase, resulting in significantly improved scalability
over pure-MPI implementations in the strong scaling limit.
The matrices used for benchmarking our implementation
are extracted from the open source, general-purpose, multi-phase
computational fluid dynamics (CFD) code Fluidity [4]. Fluid-
ity solves the Navier-Stokes equations and accompanying field
equations on arbitrarily unstructured finite-element meshes. It
is used in areas including geophysical fluid dynamics, compu-
tational fluid dynamics and ocean modelling [5].
1.1. Sparse Matrix-Vector Multiplication
PETSc offers a wide range of high-level components re-
quired for linear algebra, such as linear and non-linear solvers
as well as preconditioners. These are based on a suite of par-
allel data structures which implement basic vector and matrix
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operations. The most computationally expensive operation for
solvers and preconditioners alike is the multiplication of sparse
matrices with an input vector.
PETSc represents distributed MPI matrices by dividing them
into diagonal and off-diagonal parts, which on each process are
stored as sequential matrices. The diagonal sub-matrix corre-
sponds to the part of the input vector that is stored locally by
the process. As a consequence of this storage strategy, as shown
in Figure 1, the matrix-vector multiplication is implemented in
two phases:
• First, each process multiplies its diagonal sub-matrix with
the local elements of the input vector, while vector ele-
ments that reside off-process are gathered into the local
memory of the executing process.
• Off-diagonal matrix elements are then multiplied with the
formerly remote vector elements and added to the partial
solution.
1.2. Related Work
Sparse matrix multiplication is one of the most heavily used
kernels in scientific computing and has therefore received at-
tention from several groups [6, 7, 8, 9]. Multiple storage for-
mats, optimisation strategies and even auto-tuning frameworks
exist to improve SpMV performance on a wide range of multi-
core architectures [7]. On modern HPC architectures hybrid
programming methods are being investigated to better utilise
the hierarchical hardware design by reducing communication
needs, memory consumption and improved load balance [9]. In
particular, task-based threading methods have been highlighted
by several researchers, where dedicated threads can be used to
overlap MPI communication with local work [10, 9, 3].
2. Hybrid MPI/OpenMP Parallelism
Multi-core processors are now ubiquitous in HPC and pro-
grammers are effectively presented with three levels of paral-
lelism [11]:
• Between nodes, distributed memory parallelism is required
to connect separate processors. This is most commonly
implemented using explicit message passing via MPI.
• Inside a compute node, cores share a contiguous mem-
ory address space and they can exchange information by
directly manipulating this memory space.
• Inside a core SIMD instructions may be applied to pro-
cess multiple data items simultaneously, increasing the
level of parallelism. For the purpose of this paper, how-
ever, we will not consider SIMD parallelism.
Exposing and expressing both intra- and inter-node parallelism
can be achieved using a hybrid programming approach, where
message passing between multiple compute nodes is comple-
mented with thread-level parallelism inside a node.
One motivation for moving away from MPI-only parallelised
applications is given by memory limitations. While the number
of cores is steadily increasing in modern HPC architectures, the
memory available to each core is decreasing [9]. By exploit-
ing thread-level parallelism, the same number of cores can be
utilised within a single node while reducing the MPI memory
footprint [12]. For scientific applications based on domain de-
composition, reducing the MPI process granularity also reduces
data replication due to halos or ghost cells.
Performance gains may also be expected from using fewer
MPI processes, since it not only reduces communication over-
heads, but also improves the load balance between individual
processes [3, 9]. However, reducing process-level imbalance
may have a negative effect on the load balance among threads,
which in turn can be compensated for by node-level scheduling
strategies, as discussed in section 2.3.
2.1. NUMA Architecture
Non-Uniform Memory Access (NUMA) refers to multipro-
cessor systems whose memory is divided into multiple memory
nodes. This architecture was designed to overcome the scala-
bility limits of the symmetric multiprocessing (SMP) architec-
ture. However, this hierarchical memory model for multi-core
processors means that it takes longer for a process or thread to
access some parts of the memory than others.
It is therefore important to consider data locality in threaded
applications, since regular off-domain memory access can be
detrimental to the performance of already memory-bound ap-
plications. In order to minimise bus contention a parallel first
touch memory initialisation is often used on NUMA architec-
tures to bind data to the memory bank that is closest to the core
subsequently using the data block [9]. In addition, thread and
process pinning is required to optimise memory utilisation for
all bandwidth-bound algorithms.
When multiplying sparse matrices a master-only approach
is most often used to parallelise the local computation steps us-
ing threads (see section 1.1). However, threaded SpMV across
multiple NUMA domains requires random but frequent off-domain
memory access to fetch input vector elements. In order to avoid
the high-latencies associated with off-domain data fetch NUMA
domains can be treated as single address spaces connected by
multiple MPI tasks within a compute node. This approach re-
stricts threads to accessing a single NUMA domain as demon-
strated in section 4.
2.2. MPI-Communication Overlap
As described in section 1.1, PETSc splits parallel SpMV
into two phases in order to allow the multiplication of the di-
agonal submatrix to be overlapped with the MPI communica-
tion required to fetch off-core vector elements. Nevertheless,
Schubert et al. [3] showed that few MPI implementations pro-
vide truly asynchronous communication and significant perfor-
mance gains can be achieved by using task-based threading,
where a single thread is dedicated to actively perform the local-
isation of global vector elements. This approach not only over-
laps MPI transfer latencies with computation but also hides any
sequential overhead incurred from moving data to and from the
required MPI buffer space.
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(a) Diagonal matrix elements are multiplied with the local part of
the vector while remote vector elements are gathered.
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(b) The off-diagonal sub-matrix is then multiplied with a local copy
of the gathered vector elements and added to the partial solution.
Figure 1: Parallel sparse matrix-vector multiplication using 8 MPI processes.
Task-based threading stands in contrast to traditional vector-
based threading, where all threads share the computational load
evenly. In order to utilise the task-based variant the thread-
parallel section needs to be lifted to enclose the vector scatter-
gather operation to localise input vector elements. This pro-
hibits the use of OpenMP parallel for pragmas to distribute
the local row-wise computation among threads and requires the
explicit computation of thread partition boundaries.
2.3. Thread-level Load Balance
Traditional vector-based threading with OpenMP divides
the number of matrix rows approximately evenly among threads
by applying parallel for pragmas to the outer loop. This,
however, ignores the fact that individual rows may incur vary-
ing amounts of computational work, creating a potential load
imbalance within individual thread groups. Instead, thread-
level load balance may be improved statically by dividing the
number of non-zeros approximately equally between threads,
as pointed out by Williams et al. [7].
It is important to note that the matrix stencil does not change
during the solve. Thus, an explicit thread partitioning scheme
may be computed after the matrix has been assembled and cached
with the matrix object. This turns the load balance optimisation
into a one-off cost, allowing, in principle, the use of load bal-
ancing schemes of arbitrary complexity.
The method used in this paper starts with an initial greedy
allocation, where each worker thread receives a block of con-
tinuous rows. This is followed by an iterative local diffusion
algorithm, which further balances the number of non-zeros al-
located to each thread. This procedure balances the thread-level
work load and memory bandwidth requirement according to
floating point operations required for the solution.
3. Benchmark
The matrices used for benchmarking the hybrid MPI/OpenMP
implementations have been generated by Fluidity from a global
baroclinic ocean simulation, which is representative of a range
of three-dimensional multi-scale oceanographic problems [5].
The unstructured mesh is based on two-dimensional high-resolution
coastline data that is extruded vertically using constant spacing.
By changing the vertical resolution of the extruded mesh the
size of the problem can be scaled linearly, allowing a controlled
quasi-linear increase in work load for the extracted matrices.
The benchmark matrices used in this work are pressure field
solves extracted after five timesteps. The resulting matrices are
solved using the Conjugate Gradient method with a Jacobi pre-
conditioner and the number of iterations was limited to 10, 000.
3.1. Cray XE6
One of the benchmarking systems used for the work pre-
sented here is HECToR, a Cray XE6 based on the AMD Opteron
6200 Interlagos processor series and Crays Gemini intercon-
nect [13]. The Interlagos compute nodes are based on two
AMD Bulldozer processors, each with 16 cores at 2.3 GHz
paired into two modules providing a theoretical peak perfor-
mance of 163.7 GFlop/s per module and 327.4 GFlop/s per
node. Each module has its own associated memory bank, which
provides a peak memory bandwidth of 51.2 GB/s, resulting in
four separate memory nodes per compute node [14].
3.2. Fujitsu PRIMEHPC FX10
The second benchmarking system available to us is a 96-
node Fujitsu PRIMEHPC FX10 system. The PRIMEHPC FX10
is a UMA (Uniform Memory Access) architecture based on the
SPARC64 IXfx processor. A single compute node has 16 cores
at 1.848 GHz and a peak memory bandwidth of 85 GB/s, pro-
viding a theoretical peak performance of 236.5 GFlop/s [15].
3.3. IBM BlueGene/Q
The third system benchmarked in this paper is an IBM Blue-
Gene/Q, a UMA architecture based on the PowerPC A2 proces-
sor. Each node provides access to 16 cores running at 1.6 GHz
and a memory bandwidth of 42.6 GB/s, providing a theoretical
peak performance of 204.8 GFlop/s [16]. Each PowerPC A2
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core also provides 4-way simultaneous multi-threading (SMT)
in hardware, where each core executes up to four threads with
little context switching overhead.
4. Results: Hardware Utilisation
Hybrid programming offers a complex set of choices on
how to best utilise a given hardware set. We therefore start our
investigation by analysing various process-to-thread ratios for
fixed numbers of cores, focusing on specific hardware features
such as UMA/NUMA memory architectures as well as simulta-
neous multi-threading (SMT) on the BlueGene/Q architecture.
This provides insights into the resource utilisation of each al-
gorithm and provides an estimate for the best hybrid configu-
ration to be used during the subsequent strong scalability study
on large numbers of compute nodes.
Figure 2 shows the performance of varying hybrid process-
thread combinations on the Cray XE6 and Fujitsu PRIMEHPC
FX10 systems. The left-most entry of the vector-based configu-
ration constitutes the MPI-only baseline configuration. OpenMP
overheads have been verified to be negligible for the given prob-
lem size using microbenchmarks [17].
4.1. Cray XE6
On the Cray XE6 the task-based algorithms with and with-
out explicit thread-level load balancing perform best when run-
ning 8 threads wrapped by 4 MPI processes per node. This
correlates with NUMA alignment, where threads are used only
inside individual NUMA domains and MPI tasks connect sep-
arate memory nodes. A significant performance reduction can
then be observed with 16 and 32 threads per process, which co-
incides with NUMA traffic being incurred due to fetching input
vector elements (see section 2.1).
However, with an increasing number of cores, as highlighted
with 4096 cores in Figure 2c, the performance penalty incurred
due to NUMA traffic with 16 and 32 threads per process is less
severe for all threading models. We can conclude that the algo-
rithm is now bound by memory bandwidth rather than latency.
Moreover the performance penalty incurred by going from 16
to 32 threads per process using the explicit thread balancing
method is greater due to the computed thread allocation contra-
dicting the original first touch memory allocation and therefore
causing additional NUMA traffic.
Furthermore, both task-based modes significantly outper-
form the vector-based threading approach on 4096 cores, demon-
strating the performance loss due to MPI communication over-
heads. Although vector-based threading provides better mem-
ory bandwidth utilisation on small numbers of cores due to hav-
ing an extra worker thread, on large numbers of compute nodes
the approach struggles to utilise the given memory bandwidth,
as shown in Figure 2c. Here the performance is greatest with
only four threads per process, indicating that the algorithm’s
performance is bound by an unmasked communication over-
head that increases with the number of MPI processes.
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Figure 2: Matrix multiplication run times on a fixed number of
cores with varying thread-to-process ratios on Cray XE6 and
Fujitsu PRIMEHPC FX10. The left most value represents a
close approximation to MPI-only performance. Native compil-
ers were used on both architectures.
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Figure 3: Matrix multiplication performance with varying
thread-to-process ratios and SMT depths on IBM BlueGene/Q.
The number of threads-per-process is multiplied with the SMT
depth to align the plots.
4.2. PRIMEHPC FX10
On the PRIMEHPC FX10 system, we observe similar scal-
ing properties and resource limitations with an increasing num-
ber of processing cores for all three algorithms. Thus, although
the test system used for this work was limited to 1536 cores,
we can infer an estimate of the scalability characteristics of the
PRIMEHPC FX10 architecture for large scale systems.
The key difference to the XE6 is that PRIMEHPC FX10 is
a UMA architecture, and therefore does not incur memory la-
tency penalties due to using multiple memory nodes per thread
group. This can be observed in Figure 2a and 2b where, in
contrast to the XE6, the task-based mode without thread bal-
ancing improves performance steadily with increasing numbers
of threads per node. However, the explicit thread balancing
method experiences a slight slowdown using the maximum num-
ber of threads per node due to an imbalance in vector elements
required by each thread aggravating the algorithm’s sensitivity
to memory latency.
On 1024 cores (64 PRIMEHPC FX10 nodes, Figure 2b), the
profiles exhibit properties similar to the 4096-core XE6 results.
The vector-based mode is limited by inter-process communica-
tion and performs best with two threads per process, while the
overall best performance is achieved by the thread-balancing
approach using eight threads per process.
4.3. Multi-Threading on BlueGene/Q
When analysing the performance of the different threading
models with varying thread-to-core ratios on the BlueGene/Q
architecture we also have to consider the number of threads
running on each core (SMT depth). In Figure 3 the number of
threads per process is therefore multiplied with the SMT depth
to align the plots, so that, for example, a run with a thread-to-
process ratio of 16 and SMT depth of four uses 64 threads per
BlueGene/Q node. A breadth-first thread layout is hereby used
to avoid unused cores with under-utilised node configurations.
Using 1024 cores (64 BlueGene/Q nodes, Figure 3a) all
threading models exhibit a clear speedup when using more than
one thread per core. The speedup is particularly strong with
small thread-to-process ratios, indicating that the algorithm is
indeed bound by memory latency which can be masked by in-
creasing the SMT depth. This furthermore highlights the impor-
tance of utilising the SMT feature of the BlueGene/Q hardware.
The difference in performance between four threads per core
(fully populated nodes) and two threads per core (half popu-
lated nodes) on the other hand is not as clear. On 1024 cores
(Figure 3a) all threading models perform slightly better with in-
creasing nodes when using half populated nodes. However, us-
ing 4096 cores (256 BlueGene/Q nodes, Figure 3b) the vector-
based approach and the task-balancing method without explicit
load balancing perform constantly better when using four threads
per core, whereas the load-balanced implementation shows a
growing performance advantage when using half populated nodes
with an increasing thread-to-process ratio. The overall best per-
formance is achieved with the explicit thread-balancing scheme
and a thread-to-process ration of eight on a half populated hy-
brid node configuration.
5. Results: Strong Scaling
In this section we analyse the strong scalability of the de-
scribed hybrid algorithms on the Cray XE6 and IBM Blue-
Gene/Q system and compare their performance to a pure-MPI
approach. On the Cray XE6 all hybrid modes were run using
four MPI processes per compute node with eight threads each
in order to prevent NUMA traffic as described in section 4.1.
The matrix used in Figure 4 has a dimension of 13,491,933
rows and columns and 371,102,769 non-zero elements and was
generated by a parallel Fluidity simulation decomposed into
1024 sub-domains. For the hybrid modes the number of MPI
processes used in the strong limit therefore matches the number
of processes used during the original decomposition. For more
than 1024 cores, however, the pure-MPI mode uses more pro-
cesses than the matrix was originally optimised for, resulting
in a potential slowdown due to load imbalance. Therefore, an
equivalent matrix which has been optimised for 8192 MPI pro-
cesses has also been included in the benchmark (dashed line).
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Figure 4: Strong scaling results for the pressure matrix on up to 256 XE6 nodes (8192 cores). All hybrid modes use 4 MPI ranks
per node and 8 threads per rank.
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Figure 5: Strong scaling results for a larger pressure matrix on up to 1024 XE6 nodes (32768 cores). All hybrid modes use 4 MPI
ranks per node and 8 threads per rank. Runs with less than 256 cores (8 XE6 nodes) have been omitted due to insufficient memory
per MPI process.
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5.1. Cray XE6
At the low end of the scaling curve no significant perfor-
mance differences can be noted. For more than 512 cores (16
XE6 nodes) the task-based hybrid methods show a better scala-
bility over the vector-based approach. The thread-balancing im-
plementation performs best, maintaining a nearly constant par-
allel efficiency of > 88% between 512 and 2048 cores, and even
experiences slightly super-linear scaling between 1024 and 2048
cores.
On the same matrix, the pure-MPI performance decreases
significantly faster than the hybrid algorithms for more than
512 cores (16 XE6 nodes). The equivalent MPI runs using
a more finely decomposed matrix, on the other hand, closely
match the performance of the task-based mode without thread-
balancing up to 2048 cores. However, in the strong limit the
thread-balancing mode outperforms the optimised MPI runs.
Furthermore, between 2048 and 4096 cores (64 and 128
XE6 nodes) we observe strong super-linear scaling for both
task-based methods. Since the final runtime in the strong limit
is below 4 seconds, we can deduce that scalability ceases at this
point due to a lack of computational work and that the super-
linear scaling effects are due to favourable cache effects.
Figure 5 shows scalability on up to 32,768 cores (1024 XE6
nodes) when the workload of the matrix multiplication is in-
creased by a factor of 4 by changing the vertical extrusion of
the parent mesh (see section 3). This matrix has a dimension
of 52,040,313 rows and columns and 1,462,610,289 non-zero
elements and is based on a 4096-domain partitioning. The re-
sults follow the same general trend, with significant differences
in performance observable in the strong end of the scalability
curve. The pure-MPI performance starts to deteriorate earlier
and the super-linear scaling in the high end is more pronounced
for all approaches.
5.2. BlueGene/Q
The large version of the matrix used in Figure 5 has also
been used to evaluate the scalability of the varying approaches
on the BlueGene/Q architecture. Since the performance evalua-
tion performed in section 4.3 did not highlight an optimal SMT
configuration the scaling runs have been performed with two
and four threads per core. In addition to pure-MPI performance
using a single rank per core an equivalent set of runs was per-
formed which uses 64 MPI ranks per node to fully saturate all
available hardware threads.
In the low end of the scaling curve, up to around 1024 cores,
the vector-based approach and the task-based approach without
load-balancing provide the fastest runtime on the BlueGene/Q.
However, with increasing numbers of cores the task-based ap-
proach with explicit thread-balancing maintains high scalabil-
ity, whereas all other approaches suffer from a steadily decreas-
ing parallel efficiency.
Moreover, the scalability of the thread-balancing method in
the high end is improved even further by using only half satu-
rated cores. For more than 8192 cores the super-linear scaling
effects observed in Figure 5 are also achieved, in addition to
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Figure 7: Comparison of achieved performance in GFlop/s on
1024 cores across all architectures. The Cray XE6 runs use 8
threads per MPI process and the BlueGene/Q results use two
threads per core.
super-linear scaling in the low end. An overall parallel effi-
ciency of > 90% is maintained throughout, clearly outperform-
ing all other approaches on 16384 cores. The performance im-
provement from using only two threads per core stems from
reduced cache thrashing, where competing threads cause the
premature eviction of data from the shared L1 cache due to the
low computations-to-data-access ratio of the SpMV algorithm.
6. Architecture Comparison
In this section we provide a comparison of the achieved per-
formance on all three architectures under consideration in this
paper. In Figure 7 the achieved performance is shown for each
threading model on 1024 cores of each benchmark architecture
using the benchmark matrix described in section 5. All hybrid
runs were aligned with the memory domains, using a single
MPI instance on both UMA architectures and four MPI ranks
on the Cray XE6.
The most significant performance improvement of the op-
timised task-based threading models over a pure MPI imple-
mentation can be observed on the Cray XE6. The PRIMEHPC
FX10 also shows improved performance when using the task-
based variant without explicit thread-balancing. However, it
should be kept in mind that, as shown in Figure 2b, a similar
performance can be achieved with the thread-balancing option
when using fewer threads per MPI process. The same is true for
the BlueGene/Q architecture, where, although no clear advan-
tage from using the advanced threading models can be seen in
Figure 7, Figure 3a shows that an even larger percentage of the
peak performance is attainable with less threads per MPI rank.
Overall the Fujitsu PRIMEHPC FX10 obtains highest per-
formance. This is largely due to the large memory bandwidth
provided on this architecture. It should be noted here that, al-
though our comparison is not an exhaustive benchmark, it does
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Figure 6: Strong scaling results for the large pressure matrix on up to 1024 BlueGene/Q nodes. All hybrid modes use a single MPI
process and 32 threads (SMT= 2) or 64 threads (SMT= 4) per node. The MPI (SMT= 4) runs use 64 MPI ranks per node.
give an indication into the value of each architecture for sci-
entific computing, where the solution of sparse linear systems
is one of the most common operations. Since sparse linear al-
gebra has different hardware requirements than more common
benchmarks, such as High Performance Linpack (HPL), due to
its low computation-to-data-access ratio and irregular memory
accesses SpMV provides a valuable benchmarking alternative,
as proposed by Heroux and Dongarra [18].
7. Summary and Discussion
In this paper we present an analysis of the scaling properties
of SpMV using a hybrid MPI/OpenMP extension to the PETSc
library. We compare hybrid vector-based and task-based algo-
rithms with a pure-MPI variant using large matrices generated
by the open-source CFD code Fluidity. We describe an exten-
sion to the traditional task-based approach, where the load bal-
ance among threads is optimised a-priori according to the num-
ber of non-zeros in each row.
The thread-balancing extension is shown to give superior
performance when scaled to large numbers of compute nodes
on a Cray XE6 and on moderate numbers of nodes of a Fujitsu
PRIMEHPC FX10 system. On an IBM BlueGene/Q system the
optimised implementations is the only approach capable of sus-
taining a parallel efficiency of > 90% on up to 16384 cores. The
algorithm achieves this by improving the memory bandwidth
utilisation within a given compute node and by hiding MPI
communication latency. This comes at the cost of increased
memory latency effects on small numbers of cores, since the
algorithm creates an imbalance in input vector elements per
thread. However, once the main resource limitation of the al-
gorithm shifts to memory bandwidth the thread-balancing ap-
proach can improve performance significantly.
Furthermore, the thread-balancing approach enhances one
of the fundamental advantages of hybrid programming: By re-
ducing the number of MPI processes the inherent load imbal-
ance among processes is reduced at the expense of load im-
balance among threads. This is desirable, however, since we
can deal with the thread imbalance explicitly by caching an op-
timised thread partitioning with the matrix. As a result, this
approach improves work load balance and memory bandwidth
utilisation at the compute node level in order to increase overall
performance.
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